b
braden_10

Atif

@braden_10
5,0(2)

ASIC RTL Design Engineer

Paquistão
Inglês
Algumas informações são exibidas no idioma inglês.
Sobre mim
Welcome ! With over 5 years of experience as an accomplished Electrical Computer Engineer, I specialize in RTL Design and Verification using Verilog, SystemVerilog, and VHDL. My expertise lies in creating robust and efficient digital designs while ensuring their functionality and reliability through rigorous verification methodologies. As a professional in the field, I am committed to delivering high-quality work that meets your specific requirements. Let's collaborate and bring your digital designs to life. Contact me today for exceptional RTL design and verification services.... Saiba mais

Habilidades

b
braden_10
Atif
offline • 

Conheça meus serviços

Suporte de TI
I will design a risc v or mips processor in verilog with testbench
5,0(2)

2 Avaliações
5,0

(2)
(0)
(0)
(0)
(0)
Classificação detalhada
  • Nível de comunicação do freelancer
    5
  • Recomendar a um amigo
    5
  • Serviço conforme a descrição
    5
1-2 fora das 2 avaliações
Ordenar por
Mais relevante
    H

    hamzehzregat

    JO

    Jordânia

    Colaboração contínua
    5

    Outstanding and super quick service

    US$ 50

    Preço

    1 dia

    Tempo

    gig

    Suporte de TI

    Útil?
    Sim
    Não
    H

    hamzehzregat

    JO

    Jordânia

    Colaboração contínua
    5

    I had the pleasure of working with Breden for a VHDL task, and I must say that their level of expertise and service exceeded my expectations. From start to finish, Breden demonstrated exceptional professionalism and an in-depth understanding of VHDL. I recommend everyone working with him.

    US$ 50-US$ 100

    Preço

    3 dias

    Tempo

    gig

    Suporte de TI

    Útil?
    Sim
    Não