p
poornachandra_r

Poorna

@poornachandra_r
Índia
Inglês
Algumas informações são exibidas no idioma inglês.
Sobre mim
I'm a freelance VLSI engineer with experience in digital design, RTL coding, and functional verification for ASIC and FPGA projects. I specialize in end-to-end hardware development, from architecture design to verification and synthesis, with strong expertise in Verilog, SystemVerilog, UVM, and industry-standard EDA tools like Synopsys, Cadence, and Mentor Graphics. Whether you need support with RTL design and testbench creation ... Saiba mais

Habilidades

p
poornachandra_r
Poorna
offline • 

Conheça meus serviços

Programação e Tecnologia
I will do rtl design and verification using verilog, systemverilog