Algumas informações são exibidas no idioma inglês.
Sobre mim
Hello! I am Muhib, an undergraduate student in Electronics and Communication Engineering with 3 years experience and expertise in Digital logic design , RTL design with Verilog HDL , Design Simulation.I also have expertise in using tools like Proteus, Logisim , Modelsim.I can assist you in designing , debugging and simulating digital circuits as well as hardware implementation using Verilog.... Saiba mais