j

John

@john_elia6550
Paquistão
Inglês
Algumas informações são exibidas no idioma inglês.
Sobre mim
I am an Electronic Engineer with experience in FPGA design and verification using tools like Verilog, System Verilog and UVM. I have worked on various projects involving the RTL design to GDSII flow using different tools for simulation and verification. My expertise also extends to signal processing and hardware design optimization, ensuring efficient and reliable system performance. Got a question? Feel free to drop a message.... Saiba mais

Habilidades

j
John
offline •