Faisal

@faisal_9151

No compromise on Quality

Paquistão

Inglês

Algumas informações são exibidas no idioma inglês.

Sobre mim

Digital Design Engineer with 2+ years of experience in Digital System Design and Computer Architecture in the semiconductor industry. Skilled in SystemVerilog RTL design, verification test planning and RTL debugging. Experienced in developing testbenches and working with UART and AMBA AXI protocols. Hands-on experience in designing and verifying single-cycle and pipelined processors, including 16-bit and 32-bit RISC processors using Vivado. Skills: SystemVerilog, Verilog, Python, C, Bash, Makefile.... Saiba mais

Habilidades