e
ejazkhanzada

Ejaz Khanzada

@ejazkhanzada

I will write verilog,vhdl and systemverilog code for rtl design and verification

Paquistão
Inglês, Alemão, Urdu, Pashto
Algumas informações são exibidas no idioma inglês.
Sobre mim
I am an Electrical Engineer specializing in Verilog and SystemVerilog for digital design and verification, with a strong focus on FPGA-based systems. I have experience in RTL design, testbench development, simulation, and debugging. I deliver clean, synthesizable code and reliable verification. Skilled in FPGA design flow, I ensure efficient and high-quality solutions with on-time delivery and clear communication.... Saiba mais

Habilidades

e
ejazkhanzada
Ejaz Khanzada
offline • 

Conheça meus serviços

Programação e Tecnologia
I will design fpga and rtl using verilog and systemverilog
A partir deUS$ 10 /projetoMais detalhes

Portfólio

Experiência profissional

Engineerforce

IC designing and verification Trainee

Engineerforce • Período integral

Jul 2025 - Present • 1 yr

As an IC Design and Verification Trainee, I am actively immersed in the end-to-end silicon development lifecycle, mastering both the architectural and validation phases of modern integrated circuits. My technical foundation spans Digital RTL Design, Analog and Mixed-Signal (AMS) Circuits, and Advanced Hardware Verification Methodologies. This intensive, hands-on training has equipped me with the skills necessary to translate complex system requirements into synthesizable, high-performance hardware components while ensuring absolute functional correctness before tape-out. On the digital front, my expertise focuses on writing clean, optimized, and synthesizable Verilog and SystemVerilog RTL code. I specialize in designing complex digital blocks, control logic, finite state machines (FSMs), and high-throughput data paths. My design philosophy prioritizes critical hardware constraints such as area minimization, low-power optimization, and timing closure (F max ​ optimization). I am well-versed in working with standard SoC interconnects and bus protocols, ensuring that my digital designs are modular, reusable, and ready for seamless system-level integration. Bridging the gap between the digital and physical worlds, I am developing a strong proficiency in Analog and Mixed-Signal design. My training covers fundamental analog building blocks, including operational amplifiers (Op-Amps), data converters (ADC/DAC architectures), and voltage regulators. I am learning to navigate the complexities of layout-dependent effects, signal integrity, noise reduction, and power management. Understanding how analog circuits interface with digital logic allows me to analyze and design holistic mixed-signal systems, ensuring robust performance across varying process, voltage, and temperature (PVT) corners.