I will design custom fpga and rtl projects using verilog systemverilog on vivado

Algumas informações são exibidas no idioma inglês.
Deeuh

Paquistão

Eu falo Urdu, Inglês

24 pedidos finalizados

engineer

Hi, Welcome to my profile. I am electrical engineer having four years of experience in freelance services. My expertise are in the field of VLSI designs, Computer Architecture & Renewable Energy Techn...
Saiba mais

Nível 1

Atendeu a determinados critérios de desempenho e demonstra forte potencial no marketplace.

Sobre este Serviço

Hi!

FPGA Design Engineer | Verilog / SystemVerilog | RTL | Xilinx Vivado

I am an FPGA Design Engineer with strong hands-on experience in RTL , Verilog/SystemVerilog, and Xilinx Vivado.

My experience includes custom processors, RISC-V architectures, communication protocols, and complex FPGA-based systems. I focus on clean methodology, modular architecture, and dependable implementation from concept to verification.

What I can do for you

  • Custom FPGA and RTL using Verilog / SystemVerilog
  • RTL coding, debugging, and functional verification
  • Testbench development and simulation using Vivado and ModelSim
  • FPGA synthesis, implementation, timing analysis, and timing closure
  • Constraint file development (XDC / UCF) and board bring-up

FPGA Families: Xilinx Artix, Spartan, Zynq, and Virtex

Tools: Xilinx Vivado, ModelSim, Quartus, and Proteus

  • I deliver clean RTL code, proper verification, clear documentation, and practical solutions that are ready for implementation on hardware.


Saiba mais
design custom fpga and rtl projects using verilog systemverilog on vivado
Tela Inteira
design custom fpga and rtl projects using verilog systemverilog on vivado

Meu portfólio

Tags relacionadas